

ANALOG PULSE AND SWITCHING LAB

Diode Applications : Clampers


Objectives

2

- ❑ Learn about clamper circuits
- ❑ Positive Clamper
- ❑ Negative Clamper
- ❑ Biased Positive Clamper
- ❑ Biased Negative Clamper



What are Clampers ?

3




Clampers are also known as **dc restorers** or **clamped capacitors**.

Clampers shift an input signal by an amount defined by an independent voltage source.




Types of Clamper ?



Positive Clamper

5


Positive clamping circuit clamps the input signal to the +ve Dc level i.e. above the zero level.



Positive Clamper : -ve Half Cycle

6

During the negative half cycle of the input signal, diode is forward biased, thus conducts and acts like a short circuit. The output voltage $V_o \Rightarrow 0$ volts. The capacitor is charged to the peak value of input voltage V_m , and it behaves like a battery (DC source of magnitude V_m).




During the -ve cycle diode turns on

Positive Clamper : +ve Half Cycle

7

During the positive half of the input signal, the diode does not conduct and acts as an open circuit. Capacitor can only discharge through the R (Load). Since R has high resistance, the capacitor discharges very little each period.




During the +ve cycle diode turns off

Positive Clamper – Circuit Analysis

8

Applying KVL across loop 1 (KVL at maximum positive input, $v_{in} = +V_m$), $V_i + V_m - V_{out} = 0$ Hence the output voltage, $V_{out} \Rightarrow V_{in} \text{ (peak)} + V_m = V_m + V_m$. This gives a positively clamped voltage. $V_o \Rightarrow V_m + V_m = 2 V_m$




During the + ve cycle diode turns off

Positive Clamper – Waveform

9


A diode clamper adds a DC level to an AC voltage. The capacitor charges to the peak of the supply minus the diode drop. Once charged, the capacitor acts like a battery in series with the input voltage. The AC voltage will “ride” along with the DC voltage. The polarity arrangement of the diode determines whether the DC voltage is negative or positive.



Negative Clamper

10


Negative clamping circuit clamps the input signal to the $-ve$ Dc level i.e. below the zero level.



Negative Clamper : +ve Half Cycle

11


During the positive half cycle the diode conducts and acts like a short circuit. The capacitor charges to peak value of input voltage V_m . During this interval the output V_o which is taken across the short circuit will be zero .



Negative Clamper : -ve Half Cycle

12

During the negative half of the input signal, the diode does not conduct and acts as an open circuit.




Negative Clamper – Circuit Analysis

13

The output voltage can be found by applying KVL (KVL at maximum negative input, $v_{in} = -V_m$).


$$V_m - V_m - V_o = 0$$

$$V_o = -2 V_m$$



Negative Clamper – Waveform


14



Exploratory Test

15

What will be the output of the POSITIVE Clamper circuit shown if the shown input waveform is given ?




?

Exploratory Test

16


During the positive half of the input signal, the diode does not conduct and acts as an open circuit. Capacitor can only discharge through the $R(\text{Load})$. If the Load resistance is small—such that Time constant $= 2 * \text{time period of input waveform}$. How will the output waveform look like ?



During the + ve cycle diode turns off


Biased Clamper – Until Now

17



Biased Clamper – Add a higher DC

18



Biased Clamper

19

A **biased clamper** allows a waveform to be shifted above (or below) a dc reference other than 0 V. By using a voltage source and resistor, the clamper can be biased to bind the output voltage to a different value. The voltage supplied to the resistor will be equal to the offset from 0.7V (assuming an Si diode) in the case of either a positive or negative clamper - the clamper type will determine the direction of the offset.

